What’s metastability?

When a flop’s setup and hold time are not met, a flop enters into a metastable state. Data is captured at a time when it’s neither a zero nor a one and struggles its way inside the cross coupled inverter of the flop to come to a stable state eventually. This struggle time of the flop is called the metastable state.

Posted in Uncategorized | Leave a comment

Design for low power : System Level

Problem : How to optimize a design for low power

Solution :

Power = CL * Vdd ^ 2 * f

CL: Load Capacitance ; Vdd : Supply Voltage; f:  Operating frequency

Entire chip/circuit can be considered as a lumped capacitive load, which charges and discharges. Reducing this lumped capacitance value would reduce power. Optimize your design for number of flops, number of gates, states.

Vdd: Reducing the power supply by a factor of 2 reduces the power by a factor of 4. However power supply reduction comes with a price of making the design slower. Consider reducing supply voltage on non-critical paths.

F: Reducing the number of computations and there by reducing the frequency at which the    flops/capacitance switch reduces the power

 

 

 

 

 

 

 

Posted in Uncategorized | Leave a comment

First

This blog is to explore problems and solutions inside a silicon chip

Posted in Uncategorized | Leave a comment

Hello world!

Welcome to WordPress.com. After you read this, you should delete and write your own post, with a new title above. Or hit Add New on the left (of the admin dashboard) to start a fresh post.

Here are some suggestions for your first post.

  1. You can find new ideas for what to blog about by reading the Daily Post.
  2. Add PressThis to your browser. It creates a new blog post for you about any interesting  page you read on the web.
  3. Make some changes to this page, and then hit preview on the right. You can always preview any post or edit it before you share it to the world.
Posted in Uncategorized | 1 Comment