Proof:

1. Let every number in the Set of Natural numbers greater than 2 be ‘m’

2. m = 2 + 2n [ 2n => Even number]

3. But based on the Goldbach conjucture, m is a sum of 2 primes.

Let p and q be the two primes

m = (2 + 2n) = p + q

4. Let O be the odd number greater than 5

O = m + 3

Note : Since m is greater than 2, so O > 5

5. But m is a sum of 2 primes, so O can be expressed as a sum of 2 primes + 3.

Also, 3 is a prime!

O = p + q + 3

O is expressed as sum of 3 primes.

]]>Async Pointers : *Simulation and Synthesis Techniques for Asynchronous FIFO Design*

Sync Pointers : Simulation and Synthesis Techniques for Asynchronous FIFO Design

with Asynchronous Pointer Comparisons

2. CDC design and Verification : http://www.sunburst-design.com/papers/CummingsSNUG2008Boston_CDC.pdf

3. Sync and Async Resets : Asynchronous & Synchronous Reset

Design Techniques – Part Deux

]]>

]]>

- Hard Macro in Foundary [TSMC] 65nm LP process node
- GDSII Layout database
- LVS Netlist (cdl) and LVS/DRC verification reports
- LEF View with physical and pin information
- Liberty (.lib) view
- Verilog model
- RTL files (encrypted)
- Complete user manual with layout and integration guidelines
- Characterization report
- Datasheet
- Customer support

Full speed data is clocked at 12.000Mb/s with a data signalling tolerance of ±0.25% or 2,500ppm.

Low speed data is clocked at 1.50Mb/s with a data signalling tolerance of ±1.5% or 15,000ppm.

http://www.beyondlogic.org/usbnutshell/usb2.shtml

§Device Signaling (ERDY) support rather than host polling (PING) as in USB2.0

§Data is not broadcast as in USB2.0 to save power, routing-string information in a packet enables only required hubs/ports between a host and a device

Fast U1 and U2 low power states in addition to traditional suspend (U3)

]]>

]]>

Solution :

Power = CL * Vdd ^ 2 * f

CL: Load Capacitance ; Vdd : Supply Voltage; f: Operating frequency

Entire chip/circuit can be considered as a lumped capacitive load, which charges and discharges. Reducing this lumped capacitance value would reduce power. Optimize your design for number of flops, number of gates, states.

Vdd: Reducing the power supply by a factor of 2 reduces the power by a factor of 4. However power supply reduction comes with a price of making the design slower. Consider reducing supply voltage on non-critical paths.

F: Reducing the number of computations and there by reducing the frequency at which the flops/capacitance switch reduces the power

]]>